Thin Wafer | Semiconductor Application | PVA TePla America, Inc. | 800-527-5667
   
english | deutsch
Thin Wafer
Thin Wafer
  Home Applications Semiconductor  
   
Ultra Thin Wafers  

Plasma Based Solutions:

Semiconductor wafer
Photoresist Ashing
Ultra Thin Wafer
Wafer Stress Relief
Chip Side Stress Relief
Post CMP Treatment
Wafer Thinning
Surface Passivation
Solar Cells
Solar Cell Etching
MEMS
MEMS SU8 Ashing
Flat Panel Displays
Pixel Activation
FP Photoresist Ashing
Bond Finger Cleaning
Chip Packaging
Bond Pad Cleaning
Flip Chip Underfill
Encapsulation
Wafer Metrology
Stress Imaging
Implant Dosage
Failure Analysis
Decapsulation

 Thin Wafer (<30 µm)

Wafer Thinning, Passivation, Texturing, Porous Silicon, Rough Silicon, Ion Gettering, Copper, Nickel, Gettering, Cu-gettering, Ni-gettering, Hysteresis, Sensor, Pressure Sensor, BiCMOS For Stacking Dies, the final chip thickness is reduced to 30 µm and below. In production, however, these thicknesses cannot be achieved by grinding, especially since stress relief in high volume production becomes an important issue at 50 µm and below. The Cu-plugs for 3D-Interconnects require contact-free treatment without metal contamination. For this application PVA TePla offers the advanced technology of wafer thinning by smooth remote plasma etching. With excellent uniformity we can extend our stress relief process for thinning the wafer. The ASYNTIS 2.2 is designed for high throughput in this advanced market. Wafer Thinning can be applied in-situ with Stress Relief and Passivation.

To Request Application Literature or Further Information, Click Here

Related Products:
b
asyntis

Fully Automated Remote Plasma System with automatic substrate loading and unloading

GIGA 80 Plus ASYNTIS
d
4008

Plasma System for processing of 6", 8", and 12" wafers / framed wafers

GIGAfab ASYNTIS M
a
 

 

 

What is plasma?
 
Why Microwave?
 
Why
Ultra Thin Wafers?
 
 
  Why Stress Relief?
 
 

Why
Plasma Treatment?

 

 

© 2010 PVA TePla America. All rights reserved.